In
hardware design, synthesis is the generation of logical gates. The gates are generated in the form of a
netlist from compiled
HDL (
Hardware Describing Language, like
Verilog and
VHDL) code.
Modern synthesis tools (example: Synopsys DC compiler) also run algorithms for optimization to remove redundant logic, reduce area and meet timing restrictions.