RISC CPU architecture derived from the Stanford MIPS project, first made available in June 1986, arguably the first commercial RISC CPU. Has no condition code register, like the DEC Alpha. Design expanded on by the MIPS R3000, R4000, R8000, R10000, and R12000.

Log in or register to write something here or to contact authors.