VHDL also uses has "elsif" variant as a keyword, but allows "else if" too. Whether they behave exactly the same may depend on which logic simulator or logic synthesiser you are using.
This should not be a surprise, as VHDL, like Ada, is a member of the Algol family of programming languages.