Clock Skew
In
digital electronics terminology,
clock skew can be defined as the
variation in arrival time of a given
clock edge at the
clock inputs of various
sequential devices in a
circuit.
Minimisation of clock skew is desirable when designing a digital circuit in order that all sequential devices work in coordination with each other.