HDL synthesis. Well, in a nutshell, HDL (hardware description language) synthesis is the process of taking an HDL programer's code, and converting/fitting it to a JEDEC3-C standard file format that is used by integrated circuit makers to create custom&chips for customers. See VHDL/Verilog.

Log in or registerto write something here or to contact authors.